3.4.3.1. Storing Plain HDCP Production Keys in the FPGA (Support HDCP Key Management = 0) - After generating the design, you need to edit the HDCP key memory files to include your production keys. - 2025-12-16

DisplayPort Stratix 10 FPGA IP Design Example User Guide
Version
24.1
After generating the design, you need to edit the HDCP key memory files to include your production keys.

To include the production keys, follow these steps.

  1. Locate the following key memory files in the <project directory>/rtl/hdcp/ directory:
    • hdcp2x_tx_kmem.v
    • hdcp2x_rx_kmem.v
    • hdcp1x_tx_kmem.v
    • hdcp1x_rx_kmem.v
  2. Open the hdcp2x_rx_kmem.v file and locate the predefined facsimile key R1 for Receiver Public Certificate and RX Private Key and Global Constant as shown in the examples below.
    Figure 14. Wire Array of Facsimile Key R1 for Receiver Public Certificate
    Figure 15. Wire Array of Facsimile Key R1 for RX Private Key and Global Constant
  3. Locate the placeholder for the production keys and replace with your own production keys in their respective wire array in big endian format.
    Figure 16. Wire Array of HDCP Production Keys (Placeholder)
  4. Repeat Step 3 for all other key memory files. When you have finished including your production keys in all the key memory files, ensure that the USE_FACSIMILE parameter is set to 0 at the design example top level file (s10_dp_demo.v).