F-Tile Architecture and PMA and FEC Direct PHY IP User Guide - Describes the architecture and implementation details for the F-Tile physical (PHY) layer IP, PLLs, and clock networks. Refer to these chapters for IP instantiation, connection, simulation, and tile placement for Agilex™ 7 and Agilex™ 9 F-Tile designs. F-Tile has up to 20 PMAs per tile, each with integrated advanced high-speed analog signal conditioning and clock data recovery circuits for chip-to-chip, chip-to-module, and backplane applications. F-Tile contains hard IP for PCI Express* ( PCIe* ) and Ethernet applications. - 2025-01-28

Version

24.3.1