Altera Cyclone 10 LP Device Design Guidelines - The guidelines and recommendations assist users to successfully plan and create Cyclone 10 LP designs. - 2019-03-28

Cyclone 10 LP Device Design Guidelines
Design Flow
System Specification
Design Specifications
IP Selection
Platform Designer
Device Selection
Device Variant
PLLs and Clock Routing
Logic, Memory, and Multiplier Density
I/O Pin Count, LVDS Channels, and Package Offering
Speed Grade
Vertical Device Migration
Early System and Board Planning
Early Power Estimation
Planning for Device Configuration
Configuration Scheme Selection
Serial Configuration Devices
Download Cables
Configuration Features
Quartus Prime Configuration Settings
Optional Configuration Pins
Planning for On-chip Debugging
On-chip Debugging Tools
Planning Guidelines for Debugging Tools
Pin Connection Considerations for Board Design
Device Power-Up
Power Pin Connections and Power Supplies
Decoupling Capacitors
PLL Board Design Guidelines
Configuration Pin Connections
Clock Trace Signal Integrity
JTAG Pins
JTAG Pin Connections
Download Cable Operating Voltage
JTAG Signal Buffering
MSEL Configuration Mode Pins
Other Configuration Pins
Board-related Quartus Prime Settings
Device-wide Output Enable Pin
Unused Pins
Signal Integrity Considerations
Voltage Reference Pins
Simultaneous Switching Noise
I/O Termination
Board-level Simulation and Advanced I/O Timing Analysis
I/O and Clock Planning
Making FPGA Pin Assignments
Early Pin Planning and I/O Assignment Analysis
I/O Features and Pin Connections
I/O Signaling Type
Selectable Standards and Flexible I/O Banks
Dual-Purpose and Special Pin Connections
Cyclone 10 LP I/O Features
Clock and PLL Selection
PLL Feature Guidelines
Clock Feedback Mode
Clock Outputs
Clock Control Features
I/O Simultaneous Switching Noise
Design Entry
Design Recommendations
Using IP Cores
Recommended HDL Coding Styles
Register Power-up Levels and Control Signals
Design Implementation, Analysis, Optimization, and Verification
Selecting a Synthesis Tool
Device Resource Utilization Reports
Quartus Prime Messages
Timing Constraints and Analysis
Recommended Timing Optimization and Analysis Assignments
Area and Timing Optimization
Preserving Performance and Reducing Compilation Time
Simulation
Power Analysis
Power Optimization
Device and Design Power Optimization Techniques
Clock Power Management
Memory Power Reduction
I/O Power Guidelines
Quartus Prime Power Optimization Techniques
Document Revision History for Cyclone 10 LP Device Design Guidelines

Back to home page