E-Tile Hard IP Agilex™ 7 Design Example User Guide: Ethernet, E-tile CPRI PHY and Dynamic Reconfiguration - Describes basic RTL- and gate-level design simulation concepts and support for third-party simulation tools by Aldec, Cadence, Siemens EDA, and Synopsys that allow you to verify design behavior before device programming. Includes simulator support, simulation flows, and simulating Intel® FPGA IP. - 2024-05-01

Version

24.1