Stratix® 10 SoC FPGA Boot User Guide - Describes the design example variants of the E-Tile Ethernet Hard IP for Agilex™ 7 FPGA and E-Tile CPRI PHY for Agilex™ 7 devices. These design example variants generates the necessary files to simulate and compile the designs. - 2024-08-22

Version

22.4