3.2.4. Timing Specifications - The following timing diagram illustrates a successful PR operation with the Partial Reconfiguration Controller IP. The status[2:0] output signal indicates whether the operation passes or fails. The PR operation initiates upon assertion of the pr_start signal. Monitor the status[] signal to detect the end of the PR operation. - 2026-08-19

Quartus® Prime Pro Edition User Guide
Version
25.1
Product Type
Device Families > Agilex Families > Agilex 5
Device Families > Agilex Families > Agilex 5 > E-Series
Device Families > Agilex Families
Device Families > Agilex Families > Agilex 7
Device Families > Agilex Families > Agilex 3
Device Families > Stratix Families
Device Families > Agilex Families > Agilex 7 > I-Series
Device Families > Cyclone Families > Cyclone 10 > Cyclone 10 GX
Device Families > Cyclone Families > Cyclone 10
Device Families > Agilex Families > Agilex 5 > D-Series
Device Families > Agilex Families > Agilex 7 > M-Series
Development Software and Tools > FPGA Design & Simulation Tools > Quartus Prime Design Software > Pro Edition
Device Families > Arria Families > Arria 10
Device Families > Agilex Families > Agilex 7 > F-Series
Device Families > Stratix Families > Stratix 10
Development Software and Tools > FPGA Design & Simulation Tools > Quartus Prime Design Software
Device Families > Cyclone Families
Device Families > Arria Families
Device Families > Agilex Families > Agilex 3 > C-Series
Resource Type
Documentation > User Guides
ft:sourceName
DITA
The following timing diagram illustrates a successful PR operation with the Partial Reconfiguration Controller IP. The status[2:0] output signal indicates whether the operation passes or fails. The PR operation initiates upon assertion of the pr_start signal. Monitor the status[] signal to detect the end of the PR operation.
Figure 46.  Timing Specifications