AN 661: Implementing Fractional PLL Reconfiguration with Altera PLL and Altera PLL Reconfig IP Cores - Describes the fPLL reconfiguration and dynamic phase shift implementation in Arria V, Cyclone V, and Stratix V device families using the Altera PLL and Altera PLL Reconfig IP cores.