Low Latency 40G for ASIC Proto Ethernet Intel® FPGA IP Design Example User Guide - Describes a simulatable testbench and a hardware design example that supports compilation and hardware testing for prototyping ASIC devices in the Low Latency 40G Ethernet IP. - 2021-12-25

Version

20-2-19-1-0