Low Latency 100G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide - The IP core provides a design example which allows the user to: compile the design — to get an estimate IP core area and timing, simulate the design — to verify the IP core functionality through simulation, and test the design on hardware. - 2021-12-18

Version

20.3-19.2.0