Stratix 10 10GBASE-KR PHY IP Core User Guide - The Stratix 10 10GBASE-KR IP implements the Auto-negotiation, and Link-training features for Ethernet. - 2024-05-03

Version: 24.1

1. About the Stratix 10 10GBASE-KR PHY IP Core
1.1. Stratix 10 10GBASE-KR PHY IP Core Supported Features
1.2. Device Family Support
1.3. IP Core Speed Grade Support
1.4. Resource Utilization
1.5. Release Information
2. Getting Started
2.1. Installing and Licensing Intel FPGA IPs
2.1.1. Intel FPGA IP Evaluation Mode
2.2. Specifying the IP Core Parameters and Options
2.3. Generated File Structure
2.4. Simulating the IP Core
2.5. Integrating Your IP Core in Your Design
2.5.1. Pin Assignments
2.5.2. Adding the Transceiver PLL
2.5.3. Adding the fPLL
2.5.4. Adding the Stratix 10 Transceiver PHY Reset Controller
2.5.5. Placement Settings for the Stratix 10 10GBASE-KR PHY IP Core
2.6. Stratix 10 10GBASE-KR IP Core Testbench
2.7. Compiling the Full design
3. Parameter Settings
4. Functional Description
5. Stratix 10 10GBASE-KR PHY Registers
5.1. Register Map
5.2. Register Definitions
6. Interface Signals
6.1. Clock and Reset Signals
6.2. Data Interface Signals
6.2.1. XGMII Mapping to Standard SDR XGMII Data
6.3. Serial Data Signals
6.4. Avalon -MM Interface Signals
6.5. Transceiver Reconfiguration Signals
6.6. Control and Status Signals
7. Design Example
7.1. Quick Start Guide
7.1.1. Design Example Directory Structure
7.1.2. Hardware Design Example Components
7.1.3. Simulation Design Example Components
7.1.4. Generating the Design Example
7.1.5. Simulating the Stratix 10 10GBASE-KR Design Example Testbench
7.1.6. Compiling and Configuring the Design Example in Hardware
7.1.7. Testing the Hardware Design Example
7.2. Design Example Description
7.2.1. Hardware and Software Requirements
7.2.2. Design Example Behavior
7.2.3. Design Example Interface Signals
7.2.4. Stratix 10 10GBASE-KR PHY Design Example Registers
8. Supported Tools
8.1. Ethernet Toolkit Overview
8.1.1. Features
A. Difference between Stratix 10 and Arria 10 IP Variants
B. Stratix 10 10GBASE-KR PHY IP Core User Guide Archives
C. Document Revision History for Stratix 10 10GBASE-KR PHY IP Core User Guide

Back to home page