Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet - 2025-12-15

Cyclone 10 GX Device Overview

Cyclone 10 GX Device Overview
Key Advantages of Cyclone 10 GX Devices
Summary of Cyclone 10 GX Features
Cyclone 10 GX Available Options
Cyclone 10 GX Maximum Resources
Cyclone 10 GX Package Plan
I/O Vertical Migration for Cyclone 10 GX Devices
Adaptive Logic Module
Variable-Precision DSP Block
Embedded Memory Blocks
Types of Embedded Memory
Embedded Memory Capacity in Cyclone 10 GX Devices
Embedded Memory Configurations for Single-port Mode
Clock Networks and PLL Clock Sources
Clock Networks
Fractional Synthesis and I/O PLLs
Fractional Synthesis PLLs
I/O PLLs
FPGA General Purpose I/O
External Memory Interface
Memory Standards Supported by Cyclone 10 GX Devices
PCIe Gen1 and Gen2 Hard IP
Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet
Interlaken Support
10 Gbps Ethernet Support
Low Power Serial Transceivers
Transceiver Channels
PMA Features
PCS Features
PCS Protocol Support
Dynamic and Partial Reconfiguration
Dynamic Reconfiguration
Partial Reconfiguration
Enhanced Configuration and Configuration via Protocol
SEU Error Detection and Correction
Power Management
Incremental Compilation
Document Revision History for Cyclone 10 GX Device Overview

Back to home page