F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* Design Example User Guide - The F-Tile Avalon® Streaming IP for PCI Express* Design Example is a simple design to demonstrate the establishment of PCIe* connectivity of F-Tile FPGA in Quartus® Prime. The design will perform write and read sequences from the host processor to the target device through PCIe* Quartus® Prime Hard IP. The Programmed Input/Output (PIO) design example for PCI Express* G4 block is needed to handle the translation from PCIe* TLP to AVMM protocol - 2024-11-23

Version

24.3