1.4.2. Avalon Memory-Mapped Interface - 2025-12-15

Mailbox Client IPs User Guide
Version
25.1.1
Product Type
Device Families > Agilex Families > Agilex 5
Device Families > Agilex Families > Agilex 5 > D-Series
Device Families > Agilex Families > Agilex 7 > M-Series
Device Families > Agilex Families > Agilex 5 > E-Series
Device Families > Agilex Families
Device Families > Agilex Families > Agilex 7 > F-Series
Device Families > Stratix Families > Stratix 10
Device Families > Agilex Families > Agilex 7
Device Families > Agilex Families > Agilex 3
Device Families > Stratix Families
Device Families > Agilex Families > Agilex 7 > I-Series
Device Families > Agilex Families > Agilex 3 > C-Series
Resource Type
Documentation > User Guides
ft:sourceName
DITA

The Avalon® memory-mapped interface is standard memory-mapped interface. For detailed definitions of these signals, refer to the Avalon® Memory-Mapped Interface chapter in the Avalon® Interface Specifications.

Table 5.   Avalon® Memory-Mapped Interface
Signal Role Width Direction Description
avmm_address 4 Input Avalon® memory-mapped interface address.
avmm_write 1 Input Avalon® memory-mapped interface write request.
avmm_read 1 Input Avalon® memory-mapped interface read request.
avmm_writedata 32 Input Avalon® memory-mapped interface write data bus.
avmm_readdata 32 Output Avalon® memory-mapped interface read data bus.
avmm_readdatavalid 1 Output Avalon® memory-mapped interface read data valid.
avmm_waitrequest 1 Output Avalon® memory-mapped interface wait request.
Related Information