The Shift Register (RAM-based) FPGA IP implements a shift register with
taps and offers additional features, which include:
- Selectable RAM block type
- A wide range of widths for the shiftin and shiftout ports
- Support for output taps at certain points in the shift register chain
- Selectable distance between taps