Stratix 10 Clocking and PLL User Guide - Describes the Stratix 10 device programmable clock routing network and I/O PLLs for clock management and synthesis. Includes information about the IOPLL Intel FPGA IP and IOPLL Reconfig Intel FPGA IP . - 2024-07-11

Version

24.1