Intel® Stratix® 10 Clocking and PLL User Guide - Describes the Intel® Stratix® 10 device programmable clock routing network and I/O PLLs for clock management and synthesis. Includes information about the IOPLL Intel® FPGA IP and IOPLL Reconfig Intel® FPGA IP. - 2021-12-18

Version

20.3