MAX 10 User Flash Memory User Guide - Describes the user flash memory (UFM) block that stores non-volatile information. - 2022-08-30

Version: 18.0

1. Intel MAX 10 User Flash Memory Overview
2. Intel MAX 10 UFM Architecture and Features
2.1. UFM and CFM Array Size
2.2. UFM Memory Organization Map
2.3. UFM Block Diagrams
2.4. UFM Operating Modes
3. Intel MAX 10 UFM Design Considerations
3.1. Guideline: UFM Power Supply Requirement
3.2. Guideline: Program and Read UFM with JTAG
3.3. Guideline: UFM Content Initialization
3.4. Guideline: Erase Before Program
4. Intel MAX 10 UFM Implementation Guides
4.1. On-Chip Flash Intel FPGA IP Core
4.2. UFM Avalon-MM Operating Modes
4.2.1. UFM Read Status and Control Register
4.2.2. UFM Write Control Register
4.2.3. UFM Program (Write) Operation
4.2.4. UFM Sector Erase Operation
4.2.5. UFM Page Erase Operation
4.2.6. UFM Read Operation
4.2.7. UFM Burst Read Operation
4.2.7.1. UFM Data Incrementing Burst Read
4.2.7.2. UFM Data Wrapping Burst Read
4.3. Flash Initialization Files
5. On-Chip Flash Intel FPGA IP Core References
5.1. On-Chip Flash Intel FPGA IP Core Parameters
5.2. On-Chip Flash Intel FPGA IP Core Signals
5.3. On-Chip Flash Intel FPGA IP Core Registers
5.3.1. Sector Address
6. Intel MAX 10 User Flash Memory User Guide Archive
7. Document Revision History for the Intel MAX 10 User Flash Memory User Guide

Back to home page