Low Latency 50G Ethernet IP Design Example User Guide For Intel Stratix 10 Devices - The Low Latency 50G Ethernet Intel FPGA IP core provides a design example which allows the user to: compile the design — to get an estimate IP core area and timing, simulate the design — to verify the IP core functionality through simulation, and test the design on hardware. - 2020-12-14

Version

20.4