Clocking and Reset Infrastructure - 2025-12-16

AN 808: Migration Guidelines from Arria 10 to Stratix 10 for 10G Ethernet Subsystem

Migration Guidelines from Intel Arria 10 to Intel Stratix 10 for 10G Ethernet Subsystem
Supported Configurations for Intel Stratix 10 and Intel Arria 10 LL 10GbE MAC Designs
Clocking and Reset Infrastructure
Intel Stratix 10 LL 10GbE MAC and Intel Stratix 10 Transceiver Native PHY IP Cores
Intel Stratix 10 LL 10GbE MAC and Intel Stratix 10 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Cores
IP Register Mapping
Signal Connectivity Differences between Intel Stratix 10 and Intel Arria 10 Ethernet Design Examples
Migration Flow
Document Revision History for AN 808: Migration Guidelines from Intel Arria 10 to Intel Stratix 10 for 10G Ethernet Subsystem

Back to home page