This reference design consists of channel 0—SDI II IP in transmitter
and receiver IP cores in simplex mode.
Figure 8. Triple Rate SDI II VCXO Removal Reference Design Block DiagramThis figure shows a high-level block diagram of the triple rate SDI II VCXO removal
reference design.
For more information about each component in the block diagram, refer to Reference Design Components.